Noise-Aware Design of Quantum Counters Using Qiskit and IBM Quantum Processors
编号:120 访问权限:仅限参会人 更新:2026-07-22 16:10:10 浏览:21次 Online

报告开始:2026年07月30日 12:55(Asia/Kolkata)

报告时间:15min

所在会场:[S5] Quantum Communications [S5-1] Quantum Communications

暂无文件

摘要
Quantum computing is revealing itself as a deeply promising computational model, especially 
for those problems that are so complex that even classical computers find them difficult. 
Nevertheless, quantum processors that are commercially or publicly accessible right now are 
still within what's called the Noisy Intermediate-Scale Quantum (NISQ) era. In this era, various 
aspects such as decoherence, gate errors, crosstalk, and inaccuracies in measurement 
substantially lead to the loss of reliability in quantum computation. This paper explores the 
design, simulation, and efficient implementation of noise-aware quantum counters that are 
scalable through the use of the Qiskit Software Development Kit (SDK) and IBM Quantum 
processors. This paper proposes architectures of 2, 3, 4, and 5-bit quantum counters built on 
reversible quantum gates such as Pauli-X, Controlled-NOT (CNOT), Toffoli (CCNOT), and 
Multi-Controlled X (MCX) gates. Initially, the circuits were tested through Qiskit Aer 
simulators in an ideal environment and lastly run on IBM Quantum hardware to see how 
realistic quantum noise would impact them. Furthermore, the paper investigates several noise 
reduction methods, including measurement error mitigation, transpiler optimization, and 
designing a circuit that is aware of noise. Based on experiments, it is clear that perfectly 
simulated environments provide sequences of counting that are very precise and of high 
fidelity, whereas the quantum computers' hardware that we have today shows performance that 
is running down due to noise and the complexity of the circuits. Besides, the study processing 
reveals that quantum computers of higher order suffer more from errors because they have 
greater depth of circuits and they significantly depend on multi-qubit gate operations. The 
published results highlight the critical role of optimization strategies that account for noise in 
improving the fidelity, reliability, and scalability of quantum sequential circuits. This research 
advances the development of more efficient quantum counter architectures and provides 
valuable insights into the actual implementation of scalable quantum systems on currently 
available NISQ hardware and future fault-tolerant quantum computing platforms.
关键词
Quantum Computing, Quantum Counter, Qiskit, IBM Quantum, Noise Mitigation, Quantum Circuits, NISQ Devices, Quantum Ga
报告人
Mahesh Eegala
M.Tech Student Rama chandra college of engineering eluru

稿件作者
Mahesh Eegala Rama chandra college of engineering eluru
发表评论
验证码 看不清楚,更换一张
全部评论
重要日期
  • 会议日期

    07月30日

    2026

    08月01日

    2026

  • 07月28日 2026

    初稿截稿日期

  • 08月03日 2026

    注册截止日期

主办单位
The United Societies of Science
承办单位
Kongunadu College of Engineering and Technology
协办单位
IEEE Section
IEEE Madras Section
历届会议
移动端
在手机上打开
小程序
打开微信小程序
客服
扫码或点此咨询